Abstract-GaAs-based metal-oxide-semiconductor field-effect transistors (MOSFETs) are promising devices for high-speed and high-power applications. One important factor influencing the performance of a GaAs MOSFET is the characteristics of ohmic contacts at the drain and source terminals. In this paper, AuGe-Ni-Au metal contacts fabricated on a thin (930 Å) and lightly doped (4 10 17 cm 3 ) n-type GaAs MOSFET channel layer were studied. The effects of controllable processing factors such as the AuGe thickness, the Ni/AuGe thickness ratio, alloy temperature, and alloy time to the characteristics of the ohmic contacts were analyzed. Contact qualities including specific contact resistance, contact uniformity, and surface morphology were optimized by controlling these processing factors. Using the optimized process conditions, a specific contact resistance of 5.6 10 6 cm 2 was achieved. The deviation of contact resistance and surface roughness were improved to 1.5% and 84 Å, respectively. Using the improved ohmic contacts, high-performance GaAs MOSFETs (2 m 100 m) with a large drain current density (350 mA/mm) and a high transconductance (90 mS/mm) were fabricated.
I. INTRODUCTION

M
OSFET (metal-oxide-semiconductor field-effect transistor) is the dominant technology in the Si-based microelectronics industry. Field-effect transistors (FETs) based on compound semiconductors have produced high-speed and highpower RF devices for wireless communications because of their high electron mobility, large energy bandgap, and semi-insulating substrates. Motivated earlier by the scientific inquiring of a thermodynamically stable insulator to GaAs with a low interfacial density of states ( ) and later by the success of Si-MOS, a great deal of efforts have been taken for the past decades to realize a GaAs-based MOSFET [1] - [7] . In contrast to the commercially available GaAs MESFETs and HEMTs, both exhibiting several tenths of a volt forward-bias limit from the Schottky barrier heights, GaAs MOSFETs feature a much larger logic swing, which provides a great flexibility in digital IC designs. Inversion p-and n-channel GaAs and n-channel InGaAs MOSFETs using Ga O Gd O [8] as gate dielectric were demonstrated, with a transconductance of 190 mS/mm and an effective mobility of 470 cm Vs in the InGaAs device [9] - [11] . Depletion-mode GaAs MOSFETs were also demonstrated with negligible drain current hysteresis and drift, the first achievement in this class of transistors and an important technological advance [12] , [13] . The key to the success of this device is the fabrication of a high quality Ga O Gd O gate oxide on GaAs. In addition to the gate oxide, the ohmic contacts to the n-GaAs channel at the drain and source terminals of the device are very important to the MOSFET performance. AuGe-Ni-Au alloy has been widely used to form ohmic contacts to n-type GaAs [14] - [16] . The most common approach to the formation of AuGe-based ohmic contacts is to evaporate layers of AuGe, Ni, and Au metals onto the GaAs sample followed by annealing the metals into the GaAs. During the alloying process, Ge diffuses into the GaAs channel layer and creates a highly conductive n-type layer below the contact [14] . Ni is added into the alloy as a wetting agent. The low surface tension of Ni helps to prevent the AuGe metal from "balling-up" during alloying and to improve the contact adherence [15] . Au enhances the out-diffusion of Ga, resulting in Ge substituting Ga sites, which produces the desired highly doped n -GaAs layer. These properties make the AuGe-Ni-Au alloy favorable than the nonalloy contacts in producing low-resistance ohmic contacts on a lightly doped GaAs because nonalloy contacts require a higher doping concentration in the GaAs to achieve ohmic and reduce resistance. However, an excess of Au or Ni can degrade the contact resistance. Excess Au most likely leads to excess Ga out-diffusion, which leaves behind an excess As. Also, Au and Ni act as acceptors and may compensate the donors in the underlying n -doped highly conductive layer [16] . Hence, for a given material system, the outcome of ohmic contact formation is dominated by processing conditions such as metal compositions, alloying temperature and duration.
Previous studies show that the contact resistance is inversely related to the doping concentration of the GaAs [16] . In addition, thin epilayers less than 1000 Å tend to have a larger contact resistance than that of bulk material due to the depletions near the surface and episubstrate interface [14] . Thus, the thin and lightly doped (4 10 cm ) n-GaAs channel layer presents a challenge in forming low-resistance contacts. A large contact resistance will limit the drain current level and hinder the proper operation of the device. Moreover, the balling-up effect of the AuGe alloy can result in contacts that yield poor contact uniformity, poor surface morphology and even irregularly defined edges for the drain and source regions. This will seriously limit 0018-9383/03$17.00 © 2003 IEEE the yield of the fabricated devices. Thus, there is a need to form low-resistance ohmic contacts with a smooth and uniform morphology for GaAs MOSFETs.
In this paper, contact qualities of the AuGe-Ni-Au alloy including contact resistance, contact uniformity, and surface morphology were optimized for the fabrication of GaAs MOSFETs. The influences of controllable processing factors such as AuGe thickness, Ni/AuGe thickness ratio, alloying temperature, and alloying time to the contact qualities were evaluated using an orthogonal experiment design. The responses of contact qualities to processing factors were then combined to generate a set of optimal conditions for the formation of drain and source contacts. The optimal conditions were verified and applied to the fabrication of GaAs MOSFETs. Using the optimized contacts, the performance of GaAs MOSFETs has been greatly improved.
II. EXPERIMENTS Films of AuGe (Au Ge
by weight) and Ni with various thickness, and a 500-Å Au layer were deposited on GaAs MOSFET wafers and alloyed at elevated temperatures to form ohmic contacts. An orthogonal experiment design based on the Taguchi method was carried out to study the responses of contact resistance, contact uniformity, and surface morphology to four processing factors [17] . Taguchi method is a design of experiment that has been widely adopted in industries to improve process robustness and quality [18] , [19] . The four processing factors are AuGe thickness, Ni/AuGe thickness ratio, alloy temperature, and alloy time. Using the experiment design, responses of contact qualities to the processing factors with three different levels assigned for each factor can be obtained from merely nine experiments [17] . Compared to 3 full-factorial experiments, this optimization process adopting design of experiments is much more efficient. Table I lists the three levels selected for those four processing factors. These levels were determined from the frequently used conditions in previous studies of forming AuGe-Ni-Au ohmic contacts on n-GaAs [20] . The thicknesses of AuGe and Ni were varied as shown in Table I . For the top most layer of Au, an identical thickness of 500 Å was used in all experiments since its main function is reducing the overall resistance when probing or wiring the ohmic contacts. The conditions of the nine experiments are listed in Table II where the levels of processing factors are arranged according to the Taguchi method such that every factor is equally weighted [17] .
Transmission-line-model (TLM) patterns, which are sets of identical rectangular pads placed with different spacing between two neighboring pads, were fabricated on the GaAs MOSFET samples for contact resistance measurements [20] . The structure of the MOSFET wafer consists of an MBE-grown 930-Å Si-doped (4 10 cm ) n-GaAs channel layer on a (100) semi-insulating GaAs substrate. On top of the n-GaAs channel layer, a 200-Å Ga O Gd O layer was in situ deposited in the MBE system as the gate oxide. Nine samples were cleaved from the as-grown wafer and used for the design of experiments. Standard photolithography was performed on these samples to generate the TLM patterns. Each TLM pad is 50 m by 100 m in size and the spacing in between two pads is varied from 5 to 40 m with an increment of 5 m. After photolithography, the Ga O Gd O oxide under the TLM patterns was etched by an HCl solution to expose the n-GaAs channel for metallization. Then, AuGe, Ni, and a 500-Å Au overlay were deposited onto the patterned samples using e-beam evaporation. A lift-off procedure was used to remove the photoresist and metals yielding the TLM metal pads. Finally, these samples were annealed individually on a ceramic hot plate in a hydrogen ambient to form the contact alloy with the designed alloying conditions.
The electrical resistance of the metal contact fabricated on the n-GaAs channel layer was measured using a probe station connected with a HP4155A semiconductor parameter analyzer. Four-point-probes method was used in the measurements to exclude the resistance associated with the probe tips from the results [20] . By measuring the resistance between two neighboring TLM pads of different pad spacing, specific contact resistance, which is the normalized contact resistance with respect to the area of the contact, was derived for each sample [20] . Five sets of TLM patterns were measured on each sample to yield an arithmetic mean value for the contact resistance. The contact uniformity was evaluated in terms of the standard deviation of those measured resistances. A smaller standard deviation of the contact resistance is desired for the fabrication of uniform and high-quality MOSFETs. To study the contact morphology, a surface profiler equipped with a diamond stylus was used to scan the surface of the alloyed contact. When the "balling-up" effect appeared or the contact was overalloyed, the contact surface degraded and gave rise to a very rough or nonuniformly agglomerated morphology. For each sample, a total distance of 1200 m was scanned and an arithmetic-averaged surface roughness was calculated from the scanned profile.
III. RESULTS AND DISCUSSIONS
The measurement results of specific contact resistance, contact uniformity and surface roughness were listed in Table III. TABLE III  EXPERIMENT RESULTS OF THE The data were then processed by the Taguchi method to produce the responses of contact qualities to the processing factors [17] . The response diagrams shown in Fig. 1 indicate the relative strength of each processing factor affecting the contact qualities at selected levels. Among each processing factor, the selected level with a larger intensity of response indicates a stronger influence on the contact quality. Furthermore, the performance of a contact characteristic is proportional to the response intensity provided by processing factors. Therefore, the level of a processing factor with the highest response is the optimum condition among the three levels investigated. As seen in Fig. 1 , the four processing factors have a similar impact on the performance of specific contact resistance. It can also be seen that a AuGe thickness larger than 500 Å, a thickness ratio of Ni/AuGe less than 0.5, an alloying temperature less than 450 C, and an alloying time less than 60 s are the preferred conditions for a small specific contact resistance. The response of contact resistance uniformity has a similar trend. Nevertheless, an alloying temperature of 400 C appears to be better for reducing the standard deviation of contact resistance than higher alloying temperatures. As to the surface morphology of the contact alloy, the alloying time and temperature have more influence than the other two processing factors. The Normaski micrographs of the ohmic contacts on those nine samples are shown in Fig. 2(a)-(i) . A low alloying temperature at 400 C and an alloying time of less than 60 sec give higher responses for reducing the surface roughness. A thicker AuGe thickness of 750 Å and a Ni/AuGe thickness ratio of 0.5 also contributes to a better surface morphology. However, the factor of Ni/AuGe thickness ratio does not provide a response intensity as significant as those of other processing factors.
The mechanism of forming high quality AuGe-Ni-Au ohmic contacts to n-GaAs pertaining to the obtained responses is discussed in the following. As shown in Fig. 1(a) , an AuGe thickness larger than 500 Å provides ample supply of Ge as n-type dopants to form a heavily doped n -GaAs layer. It not only reduces the specific contact resistance but also improves the uniformity of contact resistance and the surface morphology. The amount of Ni used affects the contact properties in a different manner. As shown in Fig. 1(b) , a low Ni/AuGe thickness ratio of 0.25 allows more Ga out-diffusion from the GaAs channel, which in turn creates more vacancies for Ge dopants incorporation. A higher Ni/AuGe thickness ratio of 0.5 helps to improve the surface morphology since Ni can reduce the "balling-up" effect. However, a Ni/AuGe ratio of 0.75 resulted in relatively poor contacts due to the acceptor nature of the excess Ni atoms in GaAs [14] . The other two processing parameters, the alloy temperature and time, show great influence on all contact qualities as illustrated in Fig. 1(c) and (d) . As demonstrated in Figs. 1 and 2(a), (f), and (i), the contact alloys formed at a temperature below 450 C and annealed less than 60 s produced a low specific contact resistance with a small standard deviation and a smoother morphology. On the other hand, a high alloying temperature of 500 C for a long alloy time of 120 s degraded the contact qualities. The high temperature and long annealing time overalloyed the metals and caused sever migration of the alloy. These conditions resulted a contact with a larger contact resistance and a very rough surface as shown in Fig. 2(c) and (d) .
Combining the results of response analysis, optimum conditions for forming the drain and source ohmic contacts on GaAs MOSFET were determined. The optimum conditions are a AuGe thickness of 500 Å thick, a Ni/AuGe thickness ratio of 0.5, an alloying temperature of 400 C, and an alloying time of 60 s. Using the Taguchi method, a prediction was made for the contact qualities that can be achieved with the optimum condition [17] . The predicted values are a specific contact resistance of 2.04 10 cm , a standard deviation of 0.7% for the contact resistance, and an arithmetic-averaged surface roughness of 103.5 Å. An experiment was carried out to verify the validity of the optimum conditions. Using the same fabrication process as described earlier, TLM contact pads were produced on the same GaAs MOSFET wafer with the optimum conditions. Four-point-probes measurements and surface scanning were performed on the verification sample to evaluate the contact qualities. We obtained a specific contact resistance of 1.9 10 cm with a standard deviation of 1.5%, and a surface roughness of 84 Å. These results confirmed the optimum conditions and supported the effectiveness of the response analysis. The surface of the verification sample was examined using a Normaski microscope as shown in Fig. 2(j) . The contact shows a smooth morphology suitable for device fabrication. Note that the TLM patterns were not fabricated on isolated mesas to restrict the direction of electric current. The fringing effect resulted in a higher resistance when derived from the TLM model [18] . This problem was solved by using an isolation implantation process in the device fabrication as described later.
IV. GAAS MOSFETS FABRICATION AND RESULTS
Using the optimized AuGe-Ni-Au ohmic contact processing conditions, depletion-mode GaAs MOSFETs were fabricated. The GaAs MOSFET wafer grown by MBE has a structure as those used in the ohmic contact optimization which has a 930-Å n-GaAs channel layer and a 200-Å Ga O Gd O gate oxide. Standard photolithography was used to define the devices active regions and to pattern the drain and source ohmic contacts of the MOSFETs on the as-grown wafer. Devices were isolated from each other using an oxygen implantation process. The Ga O Gd O oxide in the contact regions was removed by etching in a HCl solution prior to the metal deposition. After exposing the GaAs channel layer, AuGe-Ni-Au ohmic contacts were fabricated using the optimum conditions. TLM patterns were also fabricated on areas defined by oxygen implantation for contact resistance measurement. Finally, the Ti-Pt-Au gate metals were deposited on top of the gate oxide to complete the MOSFET fabrication. The schematic of the fabricated device is shown in Fig. 3(a) and a Normaski micrograph of the MOSFET gate area is provided in Fig. 3(b) .
The contact resistance was determined as 5.6 10 cm , which is better than the optimized value. This is because the effect of fringe current flowing between TLM pads was minimized by the oxygen implantation [20] . The dc performance of the GaAs MOSFETs were measured. Fig. 4(a) shows the characteristics of drain current density versus drain voltage ( ) under various gate biases ( ) for a 2 m 100 m device. Fig. 4(b) displays the transconductance and drain current density curves under various on the same device. At V, the drain current density in the saturation region exceeded 350 mA/mm has been achieved. At V and V, a peak transconductance of 90 mS/mm was obtained. The merits of contact optimization can be seen from the improvement of drain current levels. Before the contact optimization, the drain current densities obtained from devices fabricated on a wafer with identical structure were below 250 mA/mm. The optimized drain and source contacts reduce the voltage drops across the junction of AuGe-Ni-Au alloy and the n-GaAs channel. With less-resistive drain and source contacts, the current handling ability of the device increases nearly 50% than that of without contact optimization. Therefore, the MOSFETs obtained in this work show improvements in their dc performance over previous results fabricated without using the optimized contacts.
V. CONCLUSION
In summary, the AuGe-Ni-Au ohmic contacts for the fabrication of GaAs MOSFETs were optimized. The influence of processing factors including AuGe thickness, Ni/AuGe thickness ratio, alloy temperature, and alloy time on characteristics of the ohmic contacts were analyzed using the Taguchi method. Important contact qualities such as specific contact resistance, resistance uniformity, and contact surface morphology were improved by analyzing their responses to these processing factors. The optimum processing conditions were identified and positively verified. Using the optimum condition, the specific contact resistance was reduced to lower than 5.6 10 cm , the uniformity of measured resistance was also improved to within a standard deviation of 1.5%, and the surface roughness of the contact alloy was greatly reduced to 84 Å. Using the optimized contacts, we fabricated depletion-mode GaAs MOSFETs (2 m 100 m) with a large drain current density (350 mA/mm) and a high transconductance (90 mS/mm). Thus, the optimization of AuGe-Ni-Au ohmic contacts for GaAs MOSFETs has been achieved and a promising device performance using the improved contacts was demonstrated.
